



Sir:

Transmitted herewith for filing is the Patent Application of:

Inventor: MIN-HSIUNG CHIANG, JIN-YUAN LEE AND JENN MING HUANG

For: METHOD FOR FORMING HIGH PURITY SILICON OXIDE FIELD OXIDE ISOLATION REGION

JC586 U.S. PTO



Enclosed are:

06/04/99

- ☒ 1 sheets of drawing(s) - formal.
- ☒ An assignment of the invention to Taiwan Semiconductor Manufacturing Company
- ☐ An associate power of attorney

The filing fee has been calculated as shown below:

	(Col. 1)	(Col. 2)	OTHER THAN A SMALL ENTITY	
FOR:	NO. FILED	NO. EXTRA	RATE	FEE
BASIC FEE				\$ 760.
TOTAL CLAIMS	10 -20=	0	x 18 =	\$ 0.
INDEP CLAIMS	2 -3=	0	x 78 =	\$ 0.
MULTIPLE DEPENDENT CLAIM PRESENTED			+ 260 =	
SUB TOTAL				\$ 760.
ASSIGNMENT				\$40.
TOTAL				\$ 800.

- ☒ Please charge my Deposit Account No. 19-0033 in the amount of \$ 800. A duplicate copy of this sheet is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 19-0033. A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 CFR \$1.16.
- ☒ Any patent application processing fees under 37 CFR \$1.17.

Respectfully submitted,
Stephen B. Ackerman
STEPHEN B. ACKERMAN, REG. NO. 37,761

METHOD FOR FORMING HIGH PURITY SILICON OXIDE FIELD OXIDE ISOLATION REGION

by

M. H. Chiang, J. Y. Lee, and J. M. Huang

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to methods for forming silicon oxide dielectric isolation layers in integrated circuit devices by thermal oxidation of silicon. More particularly, the invention relates to methods of dry oxidation of silicon to form high purity silicon oxide dielectric field oxide isolation layers.

2. Description of the Related Art

Microelectronics fabrication of integrated circuits is commonly done employing silicon semiconductor substrates and silicon semiconductor layers formed on those substrates to form the components of the integrated circuit microelectronics fabrication. The dielectric isolation of portions of the silicon substrate area is achieved by a thick silicon oxide dielectric layer called a field oxide (FOX) isolation layer. The formation of the field oxide (FOX) isolation layer is accomplished by the method of local oxidation of silicon (LOCOS), whereby a portion of a silicon device area is protected from oxidation by a layer of silicon nitride impervious to an oxidant species, while forming the silicon oxide dielectric field oxide (FOX) isolation layer in the region adjacent to the protected area. Subsequently, the silicon nitride masking layer is removed

and generally replaced by another silicon oxide dielectric layer, usually thinner than the silicon oxide dielectric field oxide (FOX) isolation layer, also formed by thermal oxidation of silicon.

The silicon substrate area wherein there has not been formed a thick silicon oxide field oxide (FOX) isolation layer is the region in which active devices are to be located. A typical active device is the field effect transistor (FET) device, in which a thin silicon oxide dielectric layer serves as the gate oxide insulation layer upon the silicon substrate in the active device area between the silicon substrate channel region and the polysilicon gate electrode layer. The region where the relatively thick field oxide (FOX) isolation layer adjoins the much thinner silicon oxide gate oxide insulation layer underneath the gate electrode exhibits a characteristic appearance known as a "bird's beak" and is a region of considerable interaction of physical stresses and chemical interactions due to the different material phases intimately involved.

The formation of silicon oxide dielectric field oxide (FOX) isolation layers and silicon oxide dielectric gate oxide insulation layers by thermal oxidation of silicon employing silicon nitride layers for selective masking, although satisfactory in general, is not without problems in the art of integrated circuit microelectronics fabrication. In particular, the formation of silicon oxide layers of optimal purity so that foreign phases and contaminant ionic species are minimized is difficult because of the very long oxidation times typically required to form the thick silicon oxide layers required. The formation of heterogeneous foreign phases in the "bird's beak" region in the silicon oxide dielectric field oxide (FOX) isolation layer adjacent to the original silicon nitride masking layer and now adjacent to the gate oxide layer may concentrate stresses in the otherwise homogeneous silicon oxide dielectric material. This may lead to excessive local etching when attempting to remove the residual phases, resulting in yield losses due to over-etching and in a microporous structure within the silicon oxide dielectric field oxide (FOX) isolation layer. Such a microporous structure may retain deleterious process residues and foreign material, from the gate oxide and electrode formation material and process or the active region masking material and process.

Desirable in the art of integrated circuit microelectronics fabrication are methods for selective oxidation of silicon to form thick silicon oxide field oxide (FOX) isolation layers of silicon oxide dielectric material without inhomogeneities of composition or structure, particularly at interfaces and adjacencies with other portions of the device structure.

Various methods have been disclosed for forming silicon oxide layers for isolating regions of semiconductor substrates within microelectronics fabrications.

For example, Liu et al., in U.S. Patent 5,151,381, disclose a method for forming field isolation silicon oxide layers which reduces or eliminates localized defects known as ribbons. The method employs dry thermal oxidation of silicon at a first temperature less than 1050 degrees centigrade, followed by an oxidation step at a second temperature greater than 1050 degrees centigrade, whereby flow of the field silicon oxide material ensues, thereby reducing stresses compared to conventional oxidation temperatures below 1000 degrees centigrade.

Further, Hsue et al., in U.S. Patent 5,554,560, disclose a method for forming planar silicon oxide field oxide (FOX) isolation layers with improved resistance to formation of localized stringer defects. The method employs local oxidation of silicon with silicon nitride selective masking, and employs a sacrificial layer of spin-on-glass (SOG) dielectric material or anti-reflective coating (ARC) dielectric material to enable the resulting surface of the isolation layer to be more planar by etching back.

Still further, Lee, in U.S. Patent 5,686,344, discloses a method for forming silicon oxide dielectric isolation regions within a silicon substrate in both the device isolation and well regions separating different polarities of silicon. The method employs thermal oxidation of silicon in an environment of O₂/H₂ at temperatures between 900 and 1000 degrees centigrade to form thick silicon oxide field oxide isolation layers between device wells and silicon oxide dielectric isolation layer within the device well.

Desirable within the art of integrated circuit microelectronics fabrication are additional methods and materials which may be employed for forming field isolation dielectric layers employing thermal oxidation of silicon within which impurity phases, inhomogeneities and defects causing stresses within the integrated circuit microelectronics fabrication are reduced.

It is towards the foregoing goal that the present invention is both generally and more specifically directed.

SUMMARY OF THE INVENTION

A first object of the present invention is to provide a method for forming within a silicon semiconductor substrate employed within an integrated circuit microelectronics fabrication a silicon oxide dielectric layer with minimal foreign inhomogeneities.

A second object of the present invention is to provide a method in accord with the first object of the present invention where there is formed a silicon oxide dielectric field oxide (FOX) isolation layer with minimal foreign inhomogeneities or foreign material employing local dry thermal oxidation of a silicon semiconductor substrate employed within an integrated circuit microelectronics fabrication.

A third object of the present invention is to provide a method in accord with the first object of the present invention or the second object of the present invention, where the method is readily commercially implemented.

In accord with the objects of the present invention, there is provided a method for forming within a semiconductor substrate employed within an integrated circuit microelectronics fabrication a silicon oxide dielectric layer with minimal inclusion of inhomogeneities of phase or composition or other defects which give rise to stresses within the fabrication. To practice the

method of the present invention, there is provided a silicon semiconductor substrate employed within a microelectronics fabrication. There is formed upon the substrate a patterned layer of silicon nitride to define regions where there is to be local oxidation to form silicon oxide dielectric layers. Such silicon oxide dielectric layers may be employed to provide field oxide (FOX) dielectric layers for isolation of active device areas. There is then formed in those regions silicon oxide dielectric layers employed as field oxide (FOX) isolation layers by dry thermal oxidation of silicon first at an elevated temperature of at least about 1100 degrees centigrade, followed by optional further oxidation at a lower temperature, to provide a silicon oxide dielectric material essentially free of inhomogeneities of phase or composition which lead to stress within the fabrication upon subsequent fabrication processing.

The present invention provides a method for forming within a silicon semiconductor substrate employed within a microelectronics fabrication employing local dry thermal oxidation a silicon oxide dielectric layer with reduced inhomogeneities of phase or composition and defects which may lead to stresses within the fabrication. The objects are achieved by oxidation first at a temperature of at least about 1100 degrees centigrade or higher.

The present invention may be employed where the substrate is employed within a microelectronics fabrication where the microelectronics fabrication is selected from the group comprising integrated circuit microelectronics fabrications, charge coupled device microelectronics fabrications, solar cell microelectronics fabrications, ceramic substrate microelectronics fabrications and flat panel display microelectronics fabrications.

The method of the present invention employs materials and methods as are known in the art of integrated circuit microelectronics fabrication, but in ranges and sequences which are novel and not anticipated. Thus the method of the present invention is readily commercially implemented.

BRIEF DESCRIPTION OF THE DRAWINGS

The objects, features and advantages of the present invention are understood within the context of the Description of the Preferred Embodiment, as set forth below. The Description of the Preferred Embodiment is understood within the context of the accompanying drawings, which form a material part of this disclosure, wherein:

Fig. 1 is a schematic cross-sectional diagram of an integrated circuit microelectronics fabrication which is representative of the prior art.

Fig. 2, Fig. 3 and Fig. 4 are directed towards a general embodiment of the present invention which is a preferred embodiment of the present invention. Shown in Fig. 2 to Fig. 4 is a series of schematic cross-sectional diagrams illustrating the results of forming within a silicon semiconductor substrate employed within a microelectronics fabrication a silicon oxide dielectric layer employed as a field oxide (FOX) isolation layer by local dry thermal oxidation with reduced inhomogeneities of phase and composition and defects.

DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention provides a method for forming within a silicon semiconductor substrate employed within a microelectronics fabrication a silicon oxide dielectric layer employed as a field oxide (FOX) isolation layer by local dry thermal oxidation of the silicon substrate. Fig. 1 is a schematic cross-section of an integrated circuit microelectronics fabrication which is representative of the prior art.

Shown in Fig. 1 is a substrate 10 where there is formed a thick silicon oxide dielectric field oxide (FOX) isolation layer 12 within the substrate 10 and adjacent to a polysilicon gate layer 14 formed over a silicon oxide gate oxide insulation layer 16 over the active device area 18. In the region where the field oxide layer 12 adjoins the gate oxide insulation layer 14, which is referred to as the "bird's beak", there is shown an inclusion of a foreign inhomogeneity 20 which has been determined incident to the present invention to comprise a silicon oxynitride (SiON) material as determined by transmission electron microscopy (TEM) and energy dispersive x-ray analysis (EDA).

Referring now to Fig. 2 to Fig. 4, there is shown a series of schematic cross-sectional diagrams illustrating the fabrication of a microelectronics fabrication in accord with the method of the present invention. Fig. 2 is a schematic cross-sectional diagram of a microelectronics fabrication at an early stage in its fabrication according to the preferred embodiment of the present invention.

Shown in Fig. 2 is a silicon semiconductor substrate 30 upon which has been formed a silicon oxide pad oxide layer 32. Formed upon the silicon oxide pad oxide layer 32 is a patterned silicon nitride layer 34 wherein the pattern delineates the region 36, where there is to be formed active devices within the substrate, from the regions 38a and 38b where there is to be formed field oxide (FOX) isolation regions.

With respect to the substrate 30, the substrate 30 is a silicon semiconductor substrate. The substrate 30 may be the substrate itself employed within the microelectronics fabrication. The silicon semiconductor substrate may be selected from the group comprising single crystalline silicon, polycrystalline silicon and amorphous silicon. Preferably, the silicon semiconductor substrate is a single crystalline silicon wafer of (100) crystal orientation of either N-type or P-type doping.

With respect to the silicon oxide pad oxide layer 32, the silicon oxide pad oxide layer 32 is formed employing thermal oxidation of the silicon semiconductor substrate 30 in the

active region 36, the field isolation regions 38a and 38b and elsewhere on the substrate 30. Preferably the silicon oxide pad oxide layer 32 is formed to a thickness of from about 70 to about 150 angstroms.

With respect to the silicon nitride patterned layer 34, the silicon nitride patterned layer 34 is formed employing methods as are known in the art of integrated circuit microelectronics fabrication including but not limited to chemical vapor deposition (CVD) methods, physical vapor deposition (PVD) sputtering methods and reactive sputtering methods and patterned employing photolithographic methods and materials as are known in the art of microelectronics fabrication. Preferably the silicon nitride layer 34 is formed employing chemical vapor deposition (CVD) to a thickness of from about 900 to about 2000 angstroms.

Referring now to Fig. 3, there is shown a schematic cross-sectional diagram illustrating the results of further processing of the microelectronics fabrication whose schematic cross-sectional diagram is shown in Fig. 2 in accord with the present invention. Shown in Fig. 3 is an integrated circuit microelectronics fabrication otherwise equivalent to the microelectronics fabrication shown in Fig. 2, but wherein there has been formed in the field oxide (FOX) isolation regions 38a and 38b silicon oxide dielectric field oxide (FOX) isolation layers 40a and 40b by local thermal oxidation in a dry oxidizing environment 42.

With respect to the field oxide (FOX) isolation layers 40a and 40b, the silicon oxide dielectric field oxide (FOX) isolation layers 40a and 40b are formed by local oxidation to yield a partially consumed silicon substrate 30' in the regions 38a and 38b through openings in the patterned silicon nitride mask layer 34 employing a dry oxidizing environment 42. The silicon oxide dielectric field oxide (FOX) isolation layers 40a and 40b are formed at a first oxidizing temperature of at least above 1100 degrees centigrade. Preferably, the first thermal oxidation temperature employed is from greater than 1100 to about 1300 degrees centigrade for a time of from about 10 to about 50 minutes. An optional additional oxidizing step may be performed at a temperature not greater than 1100 degrees centigrade. Preferably, the dry oxidizing environment

is oxygen gas in a nitrogen carrier gas at a total flow rate of from about 10,000 to about 20,000 standard cubic centimeters per minute (sccm). Preferably, the silicon oxide dielectric field oxide (FOX) isolation layers 40a and 40b are formed to a total thickness of from about 2200 to about 3000 angstroms.

With respect to optional additional thermal oxidation steps, any additional optional thermal oxidation steps employed are performed at lower temperatures than the first thermal oxidation temperature. The formation of the silicon oxide dielectric field oxide (FOX) isolation layers 40a and 40b by local dry thermal oxidation by optional additional second or further oxidation steps at a lower temperature may be employed to form additional thickness of the silicon oxide dielectric field oxide (FOX) isolation layer as desired. Preferably, the optional additional oxidation step employs a temperature not greater than 1100 degrees centigrade, preferably from about 950 to about 1000 degrees centigrade.

The first high temperature oxidation step above 1100 degrees centigrade is employed to form the initial silicon oxide layer at the site of the field oxide (FOX) regions, which serves to prevent the out-diffusion of nitrogen species from the patterned silicon nitride layer 34. Thereafter the continued thermal oxidation to form the FOX layer must take place at a lower temperature to assure no further likelihood of silicon nitride inclusion formation.

With respect to the dry oxidizing environment 42 employed to form the silicon oxide (FOX) dielectric field oxide isolation layers 40a and 40b, the dry oxidizing environment 42 is not required to be maintained at a relative humidity below that of average room temperature relative humidity of about 50 per cent, since this factor is not of significance. The thermal oxidation is carried out at a first temperature at least above 1100 degrees centigrade. Preferably, the first oxidation temperature is from about 1100 to about 1200 degrees centigrade.

Referring now to Fig. 4, there is shown a schematic cross-sectional diagram illustrating the final results of further processing of the integrated circuit microelectronics fabrication whose schematic cross-sectional diagram is shown in Fig. 3. Shown in Fig. 4 is an

integrated circuit microelectronics fabrication otherwise equivalent to the integrated circuit microelectronics fabrication shown in Fig. 3, but where there has been stripped the silicon nitride masking layer 34 and silicon oxide pad oxide layer 32 and formed in their place a silicon oxide gate oxide insulation layer 44 and a polysilicon gate electrode layer 46. Deposited over the substrate after fabrication of microelectronics structures is complete is a passivation layer 48.

With respect to the removal of the silicon oxide pad oxide layer 32 and silicon nitride masking layer 34, the silicon oxide pad oxide layer 32 and silicon nitride masking layer 34 have been stripped by methods known in the art of microelectronics fabrication. The silicon oxide dielectric gate oxide insulation layer 44 formed in their place is formed by patterned thermal oxidation of the partially consumed silicon semiconductor substrate 30', employing methods as are conventional in the art of field effect transistor (FET) integrated circuit microelectronics fabrication. Preferably the silicon oxide gate insulation layer 44 is formed employing thermal oxidation of the silicon semiconductor substrate 30 in dry oxygen at a temperature of from about 800 to about 950 degrees centigrade for a time of from about 0.5 to about 1.5 hours.. Preferably the silicon oxide gate insulation is formed to a thickness of from about 50 to about 90 angstroms.

With respect to the polysilicon gate electrode layer 46 and the passivation layer 48, the polysilicon gate electrode layer 46 and the passivation layer 48 are formed employing materials and methods which are known in the art of integrated circuit microelectronics fabrication. Preferably the gate electrode 46 is formed employing polysilicon deposited by chemical vapor deposition (CVD) to a thickness of from about 800 to about 2000 angstroms. Preferably the passivation layer 48 is formed of silicon oxide dielectric material deposited by chemical vapor deposition (CVD) to a thickness of from about 8000 to about 12,000 angstroms.

The exercise of the method of the present invention provides a silicon oxide dielectric layer employed as a field oxide (FOX) isolation layer formed within a silicon semiconductor substrate employed within an integrated circuit microelectronics fabrication with reduced formation of foreign phases within the silicon oxide dielectric field oxide (FOX) isolation layer, particularly at the juncture of the field oxide layer and the gate oxide layer. This reduction

in the presence of foreign material phases within the silicon oxide layers reduces stress and inhomogeneities of chemical behavior in the "bird's beak" region where the field oxide (FOX) isolation layer adjoins the device gate oxide insulation layer. The foreign phase or inhomogeneities observed in the prior art and in following examples are thought to be forms of silicon oxynitride (SiON) as determined by analytical methods including transmission electron microscopy (TEM) and energy dispersive x-ray analysis (EDA).

Examples

The advantages and benefits of the present invention are more clearly illustrated by the following experimental results. Each silicon semiconductor substrate wafer within a series of three silicon semiconductor wafers was oxidized in various fashions and compared with a silicon semiconductor wafer oxidized in accord with the preferred method of the present invention. All four silicon wafers were single crystalline silicon wafers of (100) crystal orientation with p-type doping to a resistivity of from about 8 to about 12 ohm-centimeter. The first silicon wafer (No. 1) was oxidized in a dry oxidizing environment at 920 degrees centigrade for a time sufficient to form a silicon oxide layer 250 angstroms in thickness, followed by dry oxidation at 1100 degrees centigrade for a time sufficient to form additional silicon oxide for a total silicon oxide layer thickness of 2850 angstroms. The second silicon wafer (No. 2) was oxidized in a dry oxidizing environment at 1100 degrees centigrade for a time sufficient to form a silicon oxide layer 2850 angstroms in thickness with no additional oxidation. The third silicon wafer (No. 3) was oxidized in a dry oxidizing environment at 1100 degrees centigrade for a time sufficient to form silicon oxide 350 angstroms in thickness, and then oxidized for a second time in a dry oxidizing environment at 1100 degrees centigrade to form additional silicon oxide for a total silicon oxide layer thickness of 2850 angstroms. The fourth silicon wafer (No. 4) was oxidized in a dry oxidizing environment at 1150 degrees centigrade for a time sufficient to form silicon oxide 350 angstroms in thickness, followed by dry oxidation at 1100 degrees for a time to form additional silicon oxide for a total silicon oxide layer thickness of 2850 angstroms. The fourth silicon wafer

is representative of the method of the present invention and represents the control sample for the experiment.

All four silicon wafers were sectioned and photomicrographs taken employing analytical methods and materials as are known in the art of microelectronics fabrication to identify any foreign phase or inhomogeneous inclusions, including micro-sectioning followed by transmission electron microscopy (TEM) and energy dispersive x-ray analysis (EDA). The results are given in Table I:

TABLE I

Formation of Foreign Phases in Silicon Oxide (FOX) Layers by Various Oxidation Methods

Silicon Wafer Number	Oxidation temperature degrees centigrade	Foreign phases or residues in "bird's beak"
1	920 - 1100	yes
2	1100	yes
3	1100 - 1100	yes
4	1150 - 1100	no

It can be seen from the results summarized in Table I that the performance of dry oxidation of silicon first at temperatures of about 1150 degrees centigrade and secondly at lower temperatures produces no residues, whereas oxidation at one or more lower temperatures at or below 1100 degrees centigrade for one or several time periods results in formation of residual foreign phases in the silicon oxide layer in the vicinity of the "bird's beak" region. This foreign phase or residue has been identified as silicon oxynitride by the aforementioned analytical methods of TEM and EDA.

The present invention provides a method for formation of silicon oxide dielectric layers upon a silicon substrate by dry thermal oxidation wherein there is a minimal formation of inhomogeneities and foreign materials within the silicon oxide dielectric layer originating from adjacent regions of the silicon substrate. Although particularly applicable to situations where there is to be formed field oxide (FOX) dielectric isolation layers, the method is suitable for formation of silicon oxide dielectric layers by dry thermal oxidation for general employment in microelectronics fabrication.

While not wishing to be bound by any particular theory, it is speculated that the formation of foreign residual phases in silicon oxide dielectric layers at oxidation temperatures at or below 1100 degrees centigrade is due to the formation of silicon oxynitride (SiON). The absence of foreign phases which are speculated to be SiON when silicon oxide is formed at thermal oxidation temperatures initially higher than 1100 degrees centigrade is thought to be at least in part due to the more rapid formation of silicon oxide layer at the higher temperature, which decreases the possibility of nitrogen or nitride species migrating into the silicon oxide dielectric field oxide (FOX) isolation layers being formed.

The relatively greater thermodynamic stability of silicon oxide with respect to silicon nitride is also thought to be a factor in the reduction of the amount of silicon oxynitride (SiON) residues formed at oxidation temperatures above 1100 degrees centigrade, particularly in the absence of high levels of humidity..

As is understood by a person skilled in the art, the preferred embodiment of the present invention is illustrative of the present invention rather than limiting of the present invention. Revisions and modifications may be made to materials, structures and dimensions through which is provided the preferred embodiment of the present invention while still providing embodiments which are within the spirit, scope and intent of the present invention, as defined by the appended claims.

What is claimed is:

1. A method for forming within a silicon semiconductor substrate employed within a microelectronics fabrication a silicon oxide dielectric layer comprising:
 - providing a silicon semiconductor substrate;
 - forming over the silicon semiconductor substrate a patterned silicon nitride mask layer;
 - and
 - oxidizing the silicon semiconductor substrate locally at a first oxidation temperature of at least above 1100 degrees centigrade through the silicon nitride mask pattern to form silicon oxide dielectric layers.
2. The method of Claim 1 wherein by employing temperature of at least above 1100 to about 1200 degrees centigrade there is avoided formation of SiON impurities within the silicon oxide layer.
3. The method of Claim 1 wherein the silicon semiconductor substrate is formed from a material selected from the group consisting of:
 - single crystalline silicon material;
 - polycrystalline silicon material; and
 - amorphous silicon material.
4. The method of Claim 1 wherein the microelectronics fabrication is chosen from the group comprising:
 - integrated circuit microelectronics fabrications;
 - charge coupled device microelectronics fabrications;
 - solar cell microelectronics fabrications;
 - ceramic substrate microelectronics fabrications; and
 - flat panel display microelectronics fabrications.

5. The method of Claim 1 wherein the local thermal oxidation of silicon is performed in a dry environment comprising:

- oxygen gas;
- nitrogen gas;
- average room temperature humidity.

6. A method for forming within a silicon semiconductor substrate employed within an integrated circuit microelectronics fabrication a silicon oxide dielectric field oxide (FOX) isolation layer comprising:

- providing a silicon semiconductor substrate;
- forming upon the silicon semiconductor substrate a silicon oxide pad oxide layer;
- forming upon the silicon oxide pad oxide layer a patterned silicon nitride mask layer;
- oxidizing the silicon substrate locally at a first temperature of at least above 1100 degrees centigrade through the patterned silicon nitride mask layer to form silicon oxide dielectric field oxide (FOX) isolation layers; and
- oxidizing the silicon substrate further at a second temperature no greater than 1100 degrees centigrade.

7. The method of Claim 6 wherein by employing a first thermal oxidation temperature of from at least 1100 to about 1200 degrees centigrade and subsequent thermal oxidation temperatures no greater than 1100 degrees centigrade there is avoided formation of impurity silicon oxynitride (SiON) phases in the silicon oxide layers.

8. The method of Claim 6 wherein the silicon oxide pad oxide layer is formed employing thermal oxidation of the silicon semiconductor substrate in an oxidizing environment.

9. The method of Claim 6 wherein the semiconductor silicon substrate is a single crystalline silicon wafer of (100) crystal orientation.

10. The method of Claim 6 wherein the dry oxidizing environment comprises:

oxygen gas;

nitrogen gas;

average room temperature humidity.

ABSTRACT OF THE DISCLOSURE

A method for forming within a silicon semiconductor substrate employed within a microelectronics fabrication a silicon oxide dielectric layer. There is provided a silicon semiconductor substrate. There is formed upon the silicon semiconductor substrate a blanket silicon oxide pad oxide layer. There is then formed upon the pad oxide layer a patterned silicon nitride masking layer delineating active regions of the silicon semiconductor substrate from isolation regions. There is formed upon the isolation regions by thermal oxidation of the semiconductor silicon substrate in a dry oxidizing environment at an elevated temperature a thick silicon oxide dielectric layer employed as a field oxide (FOX) dielectric isolation layer formed through the silicon nitride patterned masking layer. There is then stripped from the silicon semiconductor substrate the patterned silicon nitride layer, permitting fabrication of microelectronics structures within and upon the semiconductor silicon substrate employing thick silicon oxide field oxide (FOX) dielectric isolation regions without foreign phases or inhomogeneities formed in the "bird's beak" region therein.




FIG. 1 - Prior Art




FIG. 2




FIG. 3




FIG. 4

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

DOCKET NO. **TSMC98-262**

As a below named Inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

Method For Forming High Purity Silicon Oxide Field Oxide Isolation Region

the specification of which (check one)

X is attached hereto.

was filed on _____

Application Serial No. _____

and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above Identified specification including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed:

(Number)	(Country)	(Day/Month/Year Filed)
(Number)	(Country)	(Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
--------------------------	---------------	---

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name & registration no.)

GEORGE O. SAILE. (Reg. No. 19,572), STEPHEN B. ACKERMAN (Reg. No. 37,761)

Send Correspondence to: 20 MCINTOSH DRIVE, POUGHKEEPSIE; NEW YORK 12603

Direct telephone Calls to: (name & telephone number) GEORGE O. SAILE NEW YORK 914 452 5863

MIN-HSIUNG CHIANG _____
Full name of sole or first inventor Date

Min-Hsiung Chiang _____
Inventor's signature May 24, 1999

No. 113, Yun-Fong St., Taipei, Taiwan _____
Residence

Taiwan, Republic of China _____
Citizenship

121 Park Ave 3, Science-Based Ind. Park, Hsin-Chu, Taiwan _____
Post Office Address

JIN-YUAN LEE
Full name of **second** inventor

Date

5/24 '99

Inventor's signature

No. 11, Lane 4, An-Ho St., Hsin-Chu, Taiwan

Residence

Taiwan, Republic of China

Citizenship

121 Park Ave 3, Science-Based Ind. Park, Hsin-Chu, Taiwan

Post Office Address

JENN MING HUANG
Full name of **third** inventor

Date

May 24, 1999

Inventor's signature

No. 154, Chin-Fu St., Hsin-Chu, Taiwan

Residence

Taiwan, Republic of China

Citizenship

121 Park Ave 3, Science-Based Ind. Park, Hsin-Chu, Taiwan

Post Office Address

Full name of **fourth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **fifth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address

Full name of **sixth** inventor

Date

Inventor's signature

Residence

Citizenship

Post Office Address